D1: P store as BF16 using PV A-fragment layout (tOrP0)
Reverted tP to p_tmem_s.outer (needed for make_fragment_A profile). P store now writes BF16 to TMEM using tOrP0's layout, matching PV A-fragment reads. This fixes the layout mismatch at hd>64 where QK C-fragment composition writes to different TMEM columns than PV A-fragment reads.
This commit is contained in:
@@ -157,18 +157,12 @@ class FmhaKernel:
|
||||
tOtO = pv_thr.make_fragment_C(pv_as)
|
||||
tOtO0 = cute.make_tensor(tOtO.iterator + self.tmem_o0_offset, tOtO.layout)
|
||||
|
||||
# P tensor for PV A-fragment: use QK C-fragment composition layout so P store and PV read agree
|
||||
p_cols_fp32 = self.pv_mma_tiler[2] * self.q_dtype.width // self.qk_acc_dtype.width
|
||||
tStP_layout = cute.composition(tStS.layout, cute.make_layout((self.pv_mma_tiler[0], p_cols_fp32)))
|
||||
# PV A-fragment offset: p0_offset in BF16 columns = p0_offset * (FP32_width / BF16_width)
|
||||
tP = cute.make_tensor(
|
||||
tStS.iterator + self.tmem_p0_offset * (self.qk_acc_dtype.width // self.q_dtype.width),
|
||||
tStP_layout,
|
||||
)
|
||||
tP = cute.make_tensor(tStS.iterator, p_tmem_s.outer)
|
||||
tOrP_base = pv_thr.make_fragment_A(tP)
|
||||
tOrP = tOrP_base[(None,None,None,0)]
|
||||
# tP already starts at P offset, no additional offset needed
|
||||
tOrP0 = tOrP
|
||||
tOrP0 = cute.make_tensor(
|
||||
tOrP.iterator + self.qk_acc_dtype.width // self.q_dtype.width * self.tmem_p0_offset,
|
||||
tOrP.layout)
|
||||
|
||||
tCtO_fake = pv_mma.make_fragment_C(cute.append(pv_as, self.num_acc_stage))
|
||||
pipeline.pipeline_init_wait(cluster_shape_mn=cl_vmnk)
|
||||
@@ -231,15 +225,19 @@ class FmhaKernel:
|
||||
|
||||
# P store atoms
|
||||
p_cols_fp32 = self.pv_mma_tiler[2] * self.q_dtype.width // self.qk_acc_dtype.width
|
||||
# P store uses QK C-fragment composition layout (same layout as tP/PV A-fragment)
|
||||
tStP0 = cute.make_tensor(tStS.iterator + self.tmem_p0_offset, tStP_layout)
|
||||
tmem_store_atom = cute.make_copy_atom(tcgen05.copy.St32x32bOp(tcgen05.copy.Repetition(32)), self.qk_acc_dtype)
|
||||
tiled_tmem_store = tcgen05.make_tmem_copy(tmem_store_atom, tStP0)
|
||||
# P store: use PV A-fragment layout (tOrP0) as BF16, so PV reads correct TMEM columns.
|
||||
# At hd>64, the QK C-fragment composition layout writes to different columns than
|
||||
# the PV A-fragment reads. Using tOrP0's layout ensures consistency.
|
||||
tStP0_bf16 = cute.make_tensor(tOrP0.iterator, tOrP0.layout)
|
||||
tmem_store_atom_bf16 = cute.make_copy_atom(tcgen05.copy.St32x32bOp(tcgen05.copy.Repetition(32)), self.q_dtype)
|
||||
tiled_tmem_store = tcgen05.make_tmem_copy(tmem_store_atom_bf16, tStP0_bf16)
|
||||
thr_store = tiled_tmem_store.get_slice(sfw_idx)
|
||||
tTMEM_STOREtP = thr_store.partition_D(tStP0)
|
||||
tScP_layout = cute.composition(tScS.layout, cute.make_layout((self.pv_mma_tiler[0], p_cols_fp32)))
|
||||
tScP = cute.make_tensor(tScS.iterator, tScP_layout)
|
||||
tTMEM_STOREcP = thr_store.partition_S(tScP)
|
||||
tTMEM_STOREtP = thr_store.partition_D(tStP0_bf16)
|
||||
# Coordinate tensor: derive from PV A-fragment partition
|
||||
cP = cute.make_identity_tensor(tOrP0.shape)
|
||||
tOcP = pv_thr.partition_A(cP) # Use PV thread slice for A-fragment
|
||||
# Need to match tOrP0's layout for partition_S
|
||||
tTMEM_STOREcP = thr_store.partition_S(tOrP0)
|
||||
|
||||
row_max = -Float32.inf
|
||||
row_sum = Float32(0.0)
|
||||
@@ -294,11 +292,9 @@ class FmhaKernel:
|
||||
acc_scale = Float32(0.0)
|
||||
row_sum *= acc_scale
|
||||
|
||||
# Store P to TMEM (FP32, using QK C-fragment composition layout)
|
||||
rP_words = cute.make_rmem_tensor(tTMEM_STOREcP.shape, self.qk_acc_dtype)
|
||||
rP_bf16 = cute.make_tensor(cute.recast_ptr(rP_words.iterator, dtype=self.q_dtype), tTMEM_LOADrS.layout)
|
||||
# Store P to TMEM as BF16 using PV A-fragment layout
|
||||
minus_row_max = Float32(0.0) - row_max_safe
|
||||
|
||||
rP_bf16 = cute.make_rmem_tensor(tTMEM_STOREcP.shape, self.q_dtype)
|
||||
rP_bf16_frg = cute.logical_divide(rP_bf16, cute.make_layout(frg_tile))
|
||||
for j in range(frg_cnt):
|
||||
for k in range(cute.size(tTMEM_LOADrS_frg, mode=[0])):
|
||||
@@ -308,7 +304,7 @@ class FmhaKernel:
|
||||
s_vec = tTMEM_LOADrS_frg[None, j].load()
|
||||
rP_bf16_frg[None, j].store(s_vec.to(self.q_dtype))
|
||||
|
||||
cute.copy(tiled_tmem_store, rP_words, tTMEM_STOREtP)
|
||||
cute.copy(tiled_tmem_store, rP_bf16, tTMEM_STOREtP)
|
||||
cute.arch.fence_view_async_tmem_store()
|
||||
|
||||
# Per-tile O rescale (hand-constructed atoms with logical_divide layout)
|
||||
|
||||
Reference in New Issue
Block a user